STUDY OF HIGH POWER TRANSISTOR SILICON CHIP SOLDERING IN HOUSINGS

The aim of this work is to find out the possibility to reduce the laboriousness and cost of high−power silicon transistors manufacturing with retention of their low thermal resistance. To this end we carried out experimental research of replacement soldering silicon chips in the housing transistors of Au—Si solder for lead−silver solder and some other solders. This will reduce the consumption of gold and increase the productivity of the high−power transistors silicon chips installation due to the collective technology application. At the same time it was found that different treatments of the reverse side of the silicon wafer and their thinning influence the thermal resistance. To improve the quality of soldering we used preliminary metallization of the reverse side of the silicon wafer — Ti—Ni coating. We performed experimental evaluation of the influence of the outer layer materials of the housings and the back side metallization of the chips. When one utilizes soldering silicon chips with lead−silver solder, the housing with a nickel outer layer has the advantage, rather than the gold−plated one, as far as the resulting thermal resistance was lower and the absence of gold made the technology cheaper. We obtained a thermal resistance of 0.6 K/W for a chip area of 24 mm2.

1. Anosov V. S., Gomzikov D. V., Pashkov M. V., Seidman L. A., Tychkin R. I., Fomin V. M. Investigation of silicon die braze bonding method using Au−Si eutectic alloy. Elektronnaya tekhnika. Ser. 2. Poluprovodnikovye pribory = Electronic engineering. Series 2. Semiconductor device, 2016, no. 3, pp. 4—12. (In Russ.)

2. Anosov V. S., Gomzikov D. V., Pashkov M. V., Seidman L. A., Tychkin R. I., Fomin V. M. Research of the installation of the power transistors silicon chips in gold−plated and nickel−plated housings with a ПСр 2.5 alloy. Elektronnaya tekhnika. Ser. 2. Poluprovodnikovye pribory = Electronic engineering. Series 2. Semiconductor device, 2016, no. 4, pp. 4—10. (In Russ.)

3. Indium #182 (80Au20Sn) solder paste [Indium #182 (80Au20Sn) brazing pastes]. URL: http://www.ostec-materials.ru/materials/indium-182-80au20sn-pripoy-v-vide-pasty.php (accessed: 23.12.2016). (In Russ.)

4. Kondratyuk R. 80Au20Sn solder − properties and application features. Elektronika: Nauka, Tekhnologiya, Biznes = Electronics: Science, Technology, Business, 2015, no. 10, pp. 154—160. (In Russ.)

5. Forman R. S., Minogue G. The basics of wafer−level AuSn soldering. Chip Scale Review, 2004, vol. 8, no. 7, pp. 55—59.

6. Minogue G., Mullapudi R. A novel approach for hermetic wafer scale MEMS RF and GaAs packaging, CS ManTech, 2015. URL: http://csmantech.org/OldSite/Digests/2005/2005papers/9.3.pdf

7. vMukhina E. Ultrathin semiconductor wafers processing technology. Elektronika: Nauka, Tekhnologiya, Biznes = Electronics: Science, Technology, Business, 2009, no. 3, pp. 80—81. (In Russ.)

8. Diagrammy sostoyaniya dvoinykh metallicheskikh sistem: Spravochnik: V 3 t. [Binary constitutional diagram for metals: Handbook: In 3 volumes]. Moscow: Mashinostroenie, 2001. Vol. 3, book 1, 872 p. (In Russ.)

9. GOST 19738−74: Pripoi serebryanye. Marki [GOST Standard 19738−74: Silver solders. Types]. (In Russ.)

10. Indium gel flux (020В, 018, 025, 010, 007 and 012). URL: http://www.ostec-materials.ru/materials/indium-flyus-geli-020v018-025-010-007-i-012.php (accessed: 23.12.2016). (In Russ.)

11. Valev S. Vacuum soldering in power electronics production. Modern solution for laboratory production and high−volume fabrication. Silovaya elektronika = Power Electronics, 2006, no. 9, pp. 104—108. (In Russ.)

12. Kanter A. Vacuum soldering — the key to the high quality braze joint. Tekhnologii v elektronnoi promyshlennosti = Technologies in Electronic Industry, 2013, no. 6, pp. 30—33. (In Russ.). URL: http://budatec.ru/fileadmin/articles/Statja_vakuumnaja_paika.pdf

13. Chao Yuan, Bin Duan, Lan Li, Bofeng Shang, Xiaobing Luo. An improved model for predicting thermal contact resistance at liquid−solid interface. Internat. J. Heat and Mass Transfer, 2015, vol. 80, pp. 398—406. DOI: 10.1016/j.ijheatmasstransfer.2014.09.048

14. Prasher R. S. Rheology based modeling and design of particle laden polymeric thermal interface materials. Thermal and Thermomechanical Phenomena in Electronic Systems, 2004. ITHERM’04. The Ninth Intersociety Conference on. Las Vegas (NV, USA): IEEE, 2004, pp. 36—44. DOI: 10.1109/ITHERM.2004.1319151

15. Hopkins P. E. Thermal transport across solid interfaces with nanoscale imperfections: effects of roughness, disorder, dislocations, and bonding on thermal boundary conductance . ISRN Mechanical Eng., 2013, article no. 682586. pp. 1—19. DOI: 10.1155/2013/682586

16. Kerentsev A. F., Lanin V. L. Constructive−technological features of MOSFETs. Silovaya elektronika = Power Electronics, 2007, no. 4, pp. 100—104. (In Russ.)

17. Lanin V. L., Anufriev L. P. IGBTs die bonding. Silovaya elektronika = Power Electronics, 2009, no. 2, pp. 94—99. (In Russ.)