Fault-tolerant selt-timed circuits
https://doi.org/10.17073/1609-3577-2022-4-298-304
EDN: OVSYUI
Abstract
The article considers the problem of developing synchronous and self-timed (ST) circuits that are tolerant to faults. Redundant ST coding and two-phase discipline ensures that ST circuits are more soft error tolerant than synchronous counterparts. Duplicating ST channels instead of tripling reduces the fault-tolerant ST circuits’ redundancy and retains their reliability level compared to synchronous counterparts.
About the Authors
A. A. Zatsarinny
Federal Research Center “Computer Science and Control” of the Russian Academy of Sciences
Russian Federation
Russian Federation
44-2 Vavilova Str., Moscow 119333
Alexandеr A. Zatsarinny — Dr. Sci. (Eng.), Chief Researcher
Yu. A. Stepchenkov
Federal Research Center “Computer Science and Control” of the Russian Academy of Sciences
Russian Federation
Russian Federation
44-2 Vavilova Str., Moscow 119333
Yury A. Stepchenkov — Cand. Sci. (Eng.), Head of Department
Yu. G. Diachenko
Federal Research Center “Computer Science and Control” of the Russian Academy of Sciences
Russian Federation
Russian Federation
44-2 Vavilova Str., Moscow 119333
Yury G. Diachenko — Cand. Sci. (Eng.), Senior Researcher
Yu. V. Rogdestvenski
Federal Research Center “Computer Science and Control” of the Russian Academy of Sciences
Russian Federation
Russian Federation
44-2 Vavilova Str., Moscow 119333
Yury V. Rogdestvenski — Cand. Sci. (Eng.), Leading Researcher
L. P. Plekhanov
Federal Research Center “Computer Science and Control” of the Russian Academy of Sciences
Russian Federation
Russian Federation
44-2 Vavilova Str., Moscow 119333
Leonid P. Plekhanov — Cand. Sci. (Eng.), Senior Researcher
References
1. Viktorova V.C., Lubkov N.V., Stepanyants A.S. Reliability analysis of fault-tolerant control computing systems. Moscow: IPU RAN; 2016. 117 p. (In Russ.). https://www.ipu.ru/sites/default/files/card_file/ VLS.pdf (accessed: 08.08.2022).
2. Baikov V.D., Gerasimov Yu.M., Petrichkovich Ya.Ya., Rannev N.Yu. Increasing the fault tolerance of CMOS mixed signal IP-modules. Nanoindustry. 2021; 14(S7(107)): 368—369. (In Russ.). https://doi.org/10.22184/1993-8578.2021.14.7s.368.369
3. Hasegava M., Mori S., Ohsugi T., Kojima H., Taketani A., Kondo T., Noguchi M. Radiation damage at silicon junction by neutron irradiation. Nuclear Instruments and Methods in Physics Research. 1989; (A277): 395—400. https://doi.org/10.1016/0168-9002(89)90768-7
4. Bondar’ O.G. Designing radiation-resistant electronic devices: guidelines for practical classes. Kursk: Yugo-Zap. gos. un-t; 2018. 52 p. (In Russ.)
5. Shaven’ko N.K. Fundamentals of information theory and coding. Moscow: Izd-vo MIIGAiK; 2012. 125 p. (In Russ.). https://miigaik.ru/vtiaoai/tutorials/10.pdf
6. Song W., Zhang G. Fault-tolerant asynchronous circuits. In: Asynchronous On-Chip Networks and Fault-Tolerant Techniques. Boca Raton: CRC Press; 2022. 380 p. https://doi.org/10.1201/9781003284789-5
7. Zakharov V., Stepchenko Y., Diachenko Y., Rogdestvenski Y. Self-timed circuitry retrospective. Inter. conf. engineering and computer science (EnT 2020). Moscow, June 24–27, 2020. IEEE; P. 58—64. https://doi.org/0.1109/EnT48576.2020.00018
8. Stepchenkov Y.A., Kamenskih A.N., Diachenko Y.G., Rogdestvenski Y.V., Diachenko D.Y. Improvement of the natural self-timed circuit tolerance to short-term soft errors. Advances in Science, Technology and Engineering Systems Journal. 2020; 5(2): 44—56. https://doi.org/10.25046/aj050206
9. Emeliyanov V.V., Vatuev A.S., Useinov R.G. Impact of heavy ion energy on charge yield in silicon dioxide. IEEE Transactions on Nuclear Science. 2018; 65(8): 1496—1502. https://doi.org/10.1109/TNS.2018.2813669
10. Zatsarinnyi A.A., Stepchenkov Yu.A., D’yachenko Yu.G., Rozhdestvenskii Yu.V. Comparison of fault-tolerant synchronous and self-synchronous circuits. In: Proceed. of the Inter. conf. «Mathematical modeling in materials science of electronic components» (ICM3SEC–2021). October 25–27, 2021, Moscow. Moscow: MAKS Press; 2021. P. 154—156. (In Russ.). https://doi.org/10.29003/m2498.ММMSEC-2021/154-156
Review
For citations:
Zatsarinny A.A., Stepchenkov Yu.A., Diachenko Yu.G., Rogdestvenski Yu.V., Plekhanov L.P. Fault-tolerant selt-timed circuits. Izvestiya Vysshikh Uchebnykh Zavedenii. Materialy Elektronnoi Tekhniki = Materials of Electronics Engineering. 2022;25(4):298-304. (In Russ.) https://doi.org/10.17073/1609-3577-2022-4-298-304. EDN: OVSYUI
Views:
489
Email this article 